

### **General Description**

The QN3107M6N is the highest performance trench N-Channel MOSFET with extreme high cell density , which provide excellent RDSON and gate charge for most of the synchronous buck converter applications .

The QN3107M6N meet the RoHS and Green Product requirement with full function reliability approved.

#### **Features**

- Advanced high cell density Trench technology
- Super Low Gate Charge
- Green Device Available

#### **Product Summary**




BVDSS	RDSON (VGS=10V)	ID (Tc=25°C)		
30V	2.6mΩ	110A		

### **Applications**

- High Frequency Point-of-Load Synchronous Buck Converter for MB/NB/UMPC/VGA
- Networking DC-DC Power System
- Load Switch

#### **PRPAK 5X6 Pin Configuration**





### **Absolute Maximum Ratings**

Symbol	Parameter	Rating	Units
V <sub>DS</sub>	Drain-Source Voltage	30	V
$V_{GS}$	Gate-Source Voltage	±20	V
I <sub>D</sub> @T <sub>C</sub> =25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V <sup>1</sup>	110	Α
I <sub>D</sub> @T <sub>C</sub> =100°C	Continuous Drain Current, V <sub>GS</sub> @ 10V <sup>1</sup>	70	Α
I <sub>D</sub> @T <sub>A</sub> =25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V <sup>1</sup>	22	Α
I <sub>D</sub> @T <sub>A</sub> =70°C	Continuous Drain Current, V <sub>GS</sub> @ 10V <sup>1</sup>	17	Α
I <sub>DM</sub>	Pulsed Drain Current <sup>2</sup>	220	Α
EAS	Single Pulse Avalanche Energy <sup>3</sup>	155.1	mJ
I <sub>AS</sub>	Avalanche Current	55.7	Α
P <sub>D</sub> @T <sub>C</sub> =25°C	Total Power Dissipation <sup>4</sup>	50	W
P <sub>D</sub> @T <sub>A</sub> =25°C	Total Power Dissipation <sup>4</sup>	2.0	W
T <sub>STG</sub>	Storage Temperature Range	-55 to 150	°C
$T_J$	Operating Junction Temperature Range	-55 to 150	°C

### **Thermal Data**

Symbol	Parameter	Тур.	Max.	Unit
$R_{\theta JA}$	Thermal Resistance Junction-Ambient <sup>1</sup>		62	°C/W
$R_{ heta JC}$	Thermal Resistance Junction-Case <sup>1</sup>		2.5	°C/W



# Electrical Characteristics (T<sub>J</sub>=25 °C, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V , I <sub>D</sub> =250uA	30			V
$\triangle BV_{DSS}/\triangle T_{J}$	BVDSS Temperature Coefficient	Reference to 25°C , I <sub>D</sub> =1mA		0.01		V/°C
В	Static Drain-Source On-Resistance <sup>2</sup>	V <sub>GS</sub> =10V , I <sub>D</sub> =30A		2.1	2.6	0
$R_{DS(ON)}$	Static Diain-Source On-Resistance	V <sub>GS</sub> =4.5V , I <sub>D</sub> =15A		2.9	3.8	mΩ
V <sub>GS(th)</sub>	Gate Threshold Voltage	\/ -\/     -250\	1.2		2.5	V
$\triangle V_{GS(th)}$	V <sub>GS(th)</sub> Temperature Coefficient	$V_{GS}=V_{DS}$ , $I_D=250uA$		-4.6		mV/°C
	Drain Course Leakers Current	V <sub>DS</sub> =24V , V <sub>GS</sub> =0V , T <sub>J</sub> =25°C			1	
I <sub>DSS</sub>	Drain-Source Leakage Current	V <sub>DS</sub> =24V , V <sub>GS</sub> =0V , T <sub>J</sub> =55°C			5	l uA
I <sub>GSS</sub>	Gate-Source Leakage Current	V <sub>GS</sub> =±20V , V <sub>DS</sub> =0V			±100	nA
gfs	Forward Transconductance	V <sub>DS</sub> =5V , I <sub>D</sub> =15A		47.5		S
R <sub>g</sub>	Gate Resistance	V <sub>DS</sub> =0V , V <sub>GS</sub> =0V , f=1MHz		0.9		Ω
Qg	Total Gate Charge (10V)			31.4		
$Q_g$	Total Gate Charge (4.5V)	1 45)/ )/ 45)/ 1 45		15.1		0
Q <sub>gs</sub>	Gate-Source Charge	V <sub>DS</sub> =15V , V <sub>GS</sub> =4.5V , I <sub>D</sub> =15A		5.4		nC
Q <sub>gd</sub>	Gate-Drain Charge			5.2		
T <sub>d(on)</sub>	Turn-On Delay Time			10.8		
Tr	Rise Time	$V_{DD}$ =15V , $V_{GS}$ =10V , $R_{G}$ =3.3 $\Omega$		44.6		
T <sub>d(off)</sub>	Turn-Off Delay Time	I <sub>D</sub> =15A		25.3		ns
T <sub>f</sub>	Fall Time			6.1		
C <sub>iss</sub>	Input Capacitance			1917		
C <sub>oss</sub>	Output Capacitance	V <sub>DS</sub> =15V , V <sub>GS</sub> =0V , f=1MHz		1086		pF
C <sub>rss</sub>	Reverse Transfer Capacitance			47		

### **Guaranteed Avalanche Characteristics**

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
EAS	Single Pulse Avalanche Energy⁵	V <sub>DD</sub> =25V , L=0.1mH , I <sub>AS</sub> = 35A	61.25			mJ

### **Diode Characteristics**


Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
I <sub>S</sub>	Continuous Source Current <sup>1,6</sup>	V =V =0V Force Current			110	Α
I <sub>SM</sub>	Pulsed Source Current <sup>2,6</sup>	V <sub>G</sub> =V <sub>D</sub> =0V , Force Current			220	Α
$V_{SD}$	Diode Forward Voltage <sup>2</sup>	V <sub>GS</sub> =0V , I <sub>S</sub> =1A , T <sub>J</sub> =25°C			1.2	V
trr	Reverse Recovery Time	IE-45A dI/dt-400A/wa T25°C		73.6		nS
Qrr	Reverse Recovery Charge	lF=15A , dl/dt=100A/μs , Tյ=25°C		62.3		nC

#### Note:

- 1. The data tested by surface mounted on a 1 inch<sup>2</sup> FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width  $\,\leq\,300\text{us}$  , duty cycle  $\,\leq\,2\%$
- 3.The EAS data shows Max. rating . The test condition is  $V_{DD}$ =25V, $V_{GS}$ =10V,L=0.1mH
- 4.The power dissipation is limited by 150°C junction temperature
- 5. The Min. value is 100% EAS tested guarantee.
- 6. The data is theoretically the same as  $I_D$  and  $I_{DM}$ , in real applications, should be limited by total power dissipation.



## **Typical Characteristics**



#### Fig.1 Typical Output Characteristics




Fig.3 Forward Characteristics of Reverse




Fig.5 Normalized V<sub>GS(th)</sub> vs. T<sub>J</sub>




Fig.2 On-Resistance vs. Gate-Source




Fig.4 Gate-Charge Characteristics





Fig.6 Normalized R<sub>DSON</sub> vs. T<sub>J</sub>





#### Fig.7 Drain-Source On-State Resistance





Fig.9 Capacitance



**Fig.8 Transfer Characteristics** 






Fig.10 Safe Operating Area




**Fig.11 Transient Thermal Impedance** 



### **Top Marking**



### PRPAK5X6 Package Outline Drawing



SYMBOLS	Millimeters			
STWIDOLS	MIN	NOM	MAX	
A	0.90	1.00	1.20	
В	0.33		0.51	
С	0.20		0.34	
D	4.50		5.10	
D2	3.60	-	4.22	
Е	5.90	1	6.13	
E2	5.50		5.84	
E3	3.18	-	4.30	
E4	3.69		4.39	
L	1.10		1.39	
L2	0.02		0.33	
e		1.27		

Note:

- 1. ALL DIMENSIONS LISTED ON THE DRAWING MEETING JEDEC STANDARD.
- 2. PACKAGE BODY SIZES EXCLUDE MOLD FLASH AND GATE BURRS.
- 3. RECOMMENDED LAND PATTERN DESIGN IS ONLY FOR REFERENCE